

DEPARTMENT OF COMPUTER SCIENCE COMPUTER SCIENCE



Abstract

Sparse linear algebra kernels are a crucial component in many largescale data analytic applications, such as tensor decomposition and graph analytics. Many of these kernels are comprised of Sparse Matrix-Vector Multiplication (SpMV), which is one of the fundamental operations in linear algebra. Achieving high performance for SpMV on today's cache-memory based systems is challenging due to irregular access patterns and weak locality. To address these challenges, novel systems such as the Emu architecture have been proposed. The Emu design uses light-weight migratory threads, narrow memory, and near-memory processing capabilities to address weak locality and reduce the total load on the memory system.

In this work, we evaluate the impact of traditional optimizations for SpMV on the Emu migratory thread architecture. Our goal is to gain insight into the cost-benefit tradeoffs of standard sparse algorithm optimizations on Emu hardware.

Emu Architecture

The basic building block of an Emu system is a *nodelet* which consists of the following:

- Gossamer Cores (GCs): general purpose, cache-less processors that support up to 64 concurrent light-weight threads
- Narrow Channel DRAM: eight 8-bit channels rather than a single, wider 64-bit interface
- **Memory-side Processor**: performs atomic and remote operations

8 nodelets are combined together to make up a single node in the Emu architecture, as shown below.

When a thread on a GC makes a memory request to a remote address, a *migration* is generated. A migration involves:

- A GC issuing a request to the Nodelet Queue Manager (NQM) to migrate the thread context to the nodelet where the desired data resides
- The thread contexts waits in the source nodelet's migration queue until it is accepted by the **Migration Engine** (ME), which is the communication fabric that connects multiple nodelets
- Once accepted, the thread context is sent over the ME and is processed by the destination nodelet's NQM.

The size of a thread context is roughly 200 bytes.



Optimizations for Sparse Matrix-Vector Multiply on a Migratory Thread Architecture Thomas Rolinger^{1,2}; Christopher Krieger² ¹University of Maryland College Park, ²Laboratory for Physical Sciences tbrolin@cs.umd.edu, krieger@lps.umd.edu **Work Distribution Strategies** Row: Evenly divide the rows amongst the nodelets Non-zero: Assign rows to such each nodelet receives roughly the same number of non-zeros. **Bandwidth: Row VS Non-zero Distribution Coefficient of Variation: Mem Instrs Per Nodelet** 8 nodelets - 64 threads per nodelet 8 nodelets - 64 threads per nodelet 0.7 350 **5** 0.6 300 **iat** 0.5 250 **}** 0.4 **8** 200 150 **t** 0.3 100 **0**.1 ROW NON-ZERO values: 1 3 **Results**: Distributing by non-zero provides more uniform load balancing by enforcing each nodelet to issue a comparable amount of memory instructions. This leads to better overall performance for SpMV. Load Balancing via Matrix Reordering Despite efforts to lay out and distribute work evenly across the nodelets, all of the threads could migrate to a single nodelet and oversubscribe that nodelet's resources. Spy plots for cop20k A when reordered op20k_A: Threads Residing on Each Nodelet nodelets - 64 threads per nodelet RANDOM NONE METIS BFS Known matrix reordering techniques can be used to encourage more consistent load balancing. **BFS and METIS:** cluster non-zeros on the main diagonal and produce balanced rows. **Random:** uniformly spreads out the non-zeros. cop20k A (RANDOM): Threads Residing on Each Nodelet 3 4 5 6 8 nodelets - 64 threads per nodelet NDLT 0 NDLT 0 NDLT NDLT 1 NDLT 2 NDLT 2 NDLT 3 NDLT 3 NDLT 4 NDLT NDLT 5 NDLT 5 NDLT 6 NDLT 6 NDLT 7 NDLT 7 local access to x remote access to x **Bandwidth: Reordering Techniques Bandwidth: Reordering Techniques** 8 nodelets - 64 threads per nodelet **Broadwell Xeon - 32 threads** 140000 400

350 120000 300 **5/8** 250 200 150 100000 **\$ 80000** 60000 40000 100 20000 NONE 🖻 RANDOM 🗖 BFS 🗖 METIS **Results**: Matrix reordering can improve SpMV performance on Emu by as much as 70% while a comparable SpMV implementation executed on a traditional architecture only receives at most a 16% improvement from matrix reordering.









We leverage the **Compressed Sparse Row** (CSR) storage format to store sparse matrices, where blocks of rows are distributed to each nodelet. An example of this distribution is shown below.



The optimizations we consider in this work are work distribution strategies and matrix reordering techniques.



- Use of matrix reordering is more beneficial on the Emu observe on a traditional system.



Implementation

CSR matrix distributed across 4 nodelets

	0	1	0	0	0	0	3	0			Г	nodolot (
	0	0	0	4	0	0	0	0				nodelet u	,				
	0	0	0	0	9	0	0	0				nodelet 1					
	0	0	0	0	0	0	1	0									
	0	0	5	0	0	6	0	0				nodelet 2	-				
	0	0	0	9	0	0	0	0			Г	nodelet 2	,				
	0	2	0	3	7	0	8	0				nouelet 5)				
	0	3	0	0	0	0	0	0									
	_			•				_	_								
;	0	1	2		rc	bwl	Ptr	:	0	2	3	rowPtr:	0	4	5		
Х	: 4	6			ca	olln	Ide	x:	2	5	3	colIndex:	1	3	4	6	1
	9	1			va	alu	es:		5	6	9	values:	2	3	7	8	3

Sparse Matrices Evaluated

Obtained from the University of Florida Sparse Matrix Collection. RMAT matrix generated with a = 0.45, b = 0.22 and c = 0.22 All matrices are square. "*" denotes non-symmetric matrices.

Rows	Non-2	Zeros	Density				
18K	10	ОК	2.9 x 10 ⁻⁴				
120K	2.6	5M	1.79 x 10 -4				
1M	3.1	.M	3.11 x 10 -6				
445K	7.4	M	3.74 x 10 -5				
72K	28.	7M	5.54 x 10 ⁻³				
943K	77.	6M	8.72 x 10 -5				
cop2	0k_A	webba	w1				
nu	2 7 N	auun	VVV_T				

Conclusions

Work distribution and load balancing is of similar importance to reducing migrations in order to achieve high performance. Explicitly enforcing hardware load balancing for the Emu architecture is difficult due to thread migrations. Specifically, data placement and access patterns dictate the work performed by a given hardware resource and is irrespective of how much work is initially delegated to each processing element.

architecture than a traditional cache-memory based system. We found that performance can be increased by as much as 70% on Emu while we observed a maximum gain of 16% on a traditional architecture. A random reordering can exhibit better performance on Emu than not reordering at all, which contradicts what we